



This divider is based on a simple ripple counter. This architecture does not require a low-skew clock net in the QuickLogic FPGA. It has slightly greater propagation delay. A simple binary counter is used with a synchronised decoder to shorten the division from 4096 to 3125.

QuickLogic Corporation
 1277 Orleans Drive
 Sunnyvale, CA 94089

DIV3125	8/23/2003
DIV3125	
	3:03:34 PM